### RF2P: A Lightweight RISC Processor Optimized for Rapid Migration from IEEE-754 to Posit

Hyun Woo Oh, Seongmo An, Won Sik Jeong, Seung Eun Lee

Seoul National University of Science and Technology

Seoul, Republic of Korea



# Why posit?

- Better dynamic range
- Higher precision for frequently-used numbers







# Why posit?

#### • Examples

Float32

#### Posit(N=32, es=3)

Computer Architecture Lab 3

구조

컴퓨터

연구실

 $1 = (-1)^{0} \times 2^{0} \times 1.0000000 \dots_{(2)}$ 

31 30	23	22	0	<b>31 30 29 28 26 25</b>		0
0	8'd127	23'd0		0 2'b10 3'b000	26'd0	
				$n_r = 1$ $e = 0$		
exp = 127 - 127 = 0				$exp = (1-1) \cdot 2^3 + 0 = 0$		

 $-583,049,812 = (-1)^{1} \times 2^{29} \times 1.0001011000000101001010101 \dots (2)$ 

<b>31</b> 30	23	22	0	31 30	<b>26 25 23 22</b>			0	
1	8'd156	23'b00010110000001010001001		1 5'b11	1 5'b11110 3'b101 23'b00010110000001010001001				
				$n_r =$	$= 4 \qquad e = 5$				
exp =	156 - 127 = 29			exp = (4	$(-1) \cdot 2^3 + 5 = 29$				
$2^{-150}$ :	$= (-1)^{0} \times$	$2^{-150} \times 1.0000000 \dots_{(2)}$							
<b>31</b> 30	23	22	0	<b>31</b> 30		11	10 8 7	0	
0	8'd0	23'd0		0	20'b00000000000000	0000001	3'b010	8'd0	
					$n_r = 19$		<i>e</i> = 2		
$exp = -\infty \rightarrow value = 0$					$exp = -19 \cdot 2^3 + 2 = -150$				



# Challenges in applying posit

#### • Lack of HW acceleration

- Low throughput & energy efficiency
  - Extreme slow SW-only implementation
- Requires more area for HW implementation

#### No compiler support

• Requires whole new code to migrate to posit





# **Related Works**

#### • PERCIVAL (TETC '22)

- High throughput approximate solutions (MUL, DIV)
  - Innate errors (up to 11%)
- Custom instruction set extension
  - Requires a whole new code

#### • PERC: Posit Enhanced Rocket Chip (CARRV '20)

- FP extension compatible
  - But no compiler support  $\rightarrow$  Requires new code for variable initialization
  - Large PAU  $\rightarrow$  low operating frequency
- PERI: Posit Enabled RISC-V Core (TACO '21)
  - FP extension compatible & Compiler support
  - Low throughput on intensive operations (DIV, SQRT)





# **Related Works**

#### • PERCIVAL (TETC '22)

• High throughput approximate solutions (MUL, DIV)

1) Fixed PAU arch.  $\rightarrow$  overheads appear by discrepancies (max frequency, area, ...)  $\rightarrow$  Scalable architecture is required

#### 

2) Integrated **solution for fast migration** is required. (compiler support, compatibility, testability)

- FP extension compatible & Compiler support
- Low throughput on intensive operations (DIV, SQRT)





# **Our Solutions**

- Scalable architecture for DIV & SQRT
  - Provide versatility for numerous conditions
  - Minimize the resource requirements
- Compiler optimization
  - Minimize workloads for applying posit
- Evaluation platform
  - Provide an expedient evaluation method





# **Coprocessor & PAU architecture**

#### Tuned for 6-stage pipelined Processor

- Posit operations using FP instructions
- Square root logic exploiting ADD and DIV



Lab

연구실

Computer Architecture



### **Scalable Divider**

- Posit n=32, es=3 settings
  - 28-bit division is required to ensure the maximum precision







# **Scalable Divider**

#### • Radix-2<sup>n</sup> divider generator

- Key factor (*n*): what number of digits is calculated in one cycle.
- Flexibility for various conditions
  - Area ∝ *n*
  - Power  $\propto n$
  - Frequency  $\propto 1/n$







# **Square Root Logic**

#### Babylonian Method

$$x_{n+1} = \frac{1}{2} \left( x_n + \frac{S}{x_n} \right)$$

- Requires division, addition, and multiplication
- Based on convergence
  - Error (< 1) decreases by a square manner on each iteration.
  - Affected by the first estimated value  $(x_0)$





# **Square Root Logic**

#### Implementation

- Designed with additional multiplexers and a low-precision subtractor.
  - Exploiting the existing adder and divider
  - Area-efficient
- Estimate first  $x_0$  as  $2^{exp \gg 1} \times f$ 
  - Minimize the additional area overhead









# **Adding Compiler Support**

• GCC

- Most of the features to generate FP instructions were already implemented
- All we had to do is to change the encoding function for real numbers







# **Evaluation Platform**

#### • Exploiting the SoC FPGA

• Linux environment (PetaLinux)



14

연구실

Computer Architecture Lab



# **Evaluation – Scalable Divider (FPGA)**

#### • Frequency & Throughput

- Varying frequency
  - Dynamic range: 11.92
- Similar throughput
  - Dynamic range: 1.75



#### • Area (LUTs)

- LUTs  $\propto$  n
- LUTs per throughput  $\propto 1/n$



Computer Architecture

Lab



# **Evaluation – Scalable Divider (ASIC)**



- AF: 4322.35 ~ 25016.50 um<sup>2</sup>
- TF: 8563.48 ~ 69561.50 μm<sup>2</sup>
- Dynamic range: 16.09
- Power & Energy



- Power < 15.53 mW</p>
- Energy < 273.94 pJ</p>

• Frequency & Throughput





- Frequency
  - AF: 14.04 ~ 193.42 MHz
  - TF: 111.86 ~ 1587.30 MHz
  - Dynamic range: 113.08
- Throughput
  - AF: 4.68 ~ 6.67 MOPS
  - TF: 37.29 ~ 56.02 MOPS
  - Dynamic range: 11.97 / 1.43(AF) / 1.50 (TF)

#### Power & Energy per Throughput

- Area-first synthesis results Throughput-first synthesis results EPT  $(\mu W/MOPS)$ (pJ/MOPS) $(\mu W/MOPS)$ (pJ/MOPS)13.90 7.0310-3 7-4 6-5 13.02 19.55 34.95 6.55 15.81 4.92 11.29 28.21 11.91 17.93 5.28 28.09 5-6 4-7 11.95 18.12 27.10 4.99 11.24 4.10 23.89 16.05 3-10 12.91 19.61 23.39 4.37 2-14 1-28 14.01 20.64 22.66 3.77 22.15 32.07 5.00
  - Best configurations
    - AF: n=7 (energy) / n=4 (power)
    - TF: n=2 (both)





### **Evaluation – Processor**

#### • Throughput

- Best average throughput in exact DIV
- Affordable performance
  - Highest operating frequency (= PERI [15])



<sup>b</sup>Proportionate to the bit-width of the mantissa part of numerators. <sup>c</sup>Based on the critical path indicated in the timing report.



#### • Area

- PAU: 11.00% reduced LUTs
- Divider: 57.47% reduced LUTs

			PERCIVAL		PERC		PERI		
	This work		[13]		[14]		[15]		
	LUTs	FFs	LUTs	FFs	LUTs	FFs	LUTs	FFs	
PAU*	2856	289	4753	255	4046	145	3209	184	
DIV	174	66	413	43	1033	145	794	184	
*Only f	or the ari	thmetic	logics					-	

Computer Architecture



# **Evaluation – HW Acceleration**

- Comparison with SW-only implementation
  - expf (fdlibm)
  - Ported using SW posit library



Computer Architecture Lab

- Best case: 768 iteration
  - HW acceleration: 174,360 cycles
  - SW implementation: 10,477,848 cycles



# Conclusion

1) RF2P provides flexible, area-efficient posit HW acceleration using a **scalable divider generator** and **square root logic**.

2) Compiler optimization enables porting the SW from FP with only a few additional workloads.

3) The Evaluation platform provides a practical method to swiftly test the posit arithmetic.

4) Our processor can achieve **up to 60.09x** performance compared to SW, and the PAU requires an **11% lower area** than state-of-the-art processors in performance-aware settings for 100 MHz operating frequency











# **Thank You!**

ohhyunwoo@seoultech.ac.kr

